

AUTOMATED DESIGN-AWARE OPTIMIZED FILL METHODOLOGY

SAMSUNG


Young-Rye Cho, Jiyoung Shin, Bonhyuck Koo
Samsung
Dina Medhat, Sung-Jin Moon, Yohan Seo
Siemens Digital Industries Software

SIEMENS

Motivation: Optimize fill without impacting design performance and reliability

- Whether performed by designers or foundries, metal fill insertion is mandatory at advanced nodes to ensure manufacturability and high yield
- Manual identification of critical design elements (nets/devices) is time-consuming, resource-intensive, and non-scalable
- Metal fill affects timing due to added capacitance. Balancing density requirements with timing on critical nets is crucial for both timely design closure and design reliability
- Fill consistency is required for sensitive nets and devices (e.g., RF/analog designs are sensitive to parasitic coupling between signals and fill)


Need: Automated methodology that can link design awareness with optimized geometrical fill insertion to protect critical/sensitive nets and devices



* Reusing database from LVS run eliminates need to re-extract the layout to get the design layout netlist required to capture critical nets

** Name or connectivity to specified device types or circuit structures. These criteria are coded into a circuit reliability verification tool (e.g., the Calibre® PERC™ reliability platform)

Results: Proposed flow provides significant benefit on high-speed IPs by minimizing the parasitic capacitance increase due to fill patterns



- Increase in total capacitance reduced ~20.55%
- Simulation showed improved performance compared to traditional fill synthesis
- Reuse of LVS database reduced design turnaround time while maintaining connectivity consistency between components